

DAMOP17-2017-000533

Abstract for an Invited Paper
for the DAMOP17 Meeting of
the American Physical Society

Fault-tolerant encoding of a logical qubit¹

NORBERT M. LINKE, Univ of Maryland-College Park

The discovery of quantum error correction codes gave credibility to the idea of scaling up quantum computers to large sizes [1]. Showing that all elements of error correction can be realized in a fault-tolerant way is therefore of fundamental interest. Fault tolerance removes the assumption of perfect encoding and decoding operations of logical qubits. We present the implementation of the $[[4,2,2]]$ code, an error detection protocol [2] which uses four physical qubits to encode two logical qubits, one of which can be made fault-tolerant by appropriate construction of the encoding and stabilizer circuits [3]. Remarkably, it works with a bare ancilla qubit.

The results demonstrate for the first time the robustness of a fault-tolerant qubit to imperfections in the very operations used to encode it, as errors are suppressed by an order of magnitude below the physical error probability. We present data to show that this advantage over a non-fault-tolerant qubit persists even with large added error rates and experimental calibration errors [4].

The experiment is performed on a programmable quantum computer comprised of five trapped $^{171}\text{Yb}^+$ ions. It provides a fully connected system of atomic clock qubits with long coherence times and high gate fidelities that can be programmed to execute arbitrary quantum circuits [5].

[1] A. R. Calderbank and Peter W. Shor, PRA 54 (1996).

[2] M. Grassl, Th. Beth, and T. Pellizzari, PRA 56 (1997).

[3] D. Gottesman, arXiv 1610.03507 (2016).

[4] N. M. Linke, M. Gutierrez, K. A. Landsman, C. Figgatt, S. Debnath, K. R. Brown, C. Monroe, arXiv 1611.06946 (2016).

[5] S. Debnath, N. M. Linke, C. Figgatt, K. A. Landsman, K. Wright, and C. Monroe, Nature 536 (2016).

¹This work is supported by the ARO with funding from the IARPA LogiQ program and the AFOSR MURI on Quantum Measurement and Verification.