Layered Tunnel Barrier Lowering in High-k Heterostructures using Bias-dependent Internal Photoemission Spectroscopy

DOUGLAS BELL, Jet Propulsion Laboratory, JULIE BREWER\textsuperscript{1}, Caltech, HARRY ATWATER, Caltech — Layered tunnel barriers have been proposed as replacements for SiO\textsubscript{2} for use as injection barriers in nanocrystal floating-gate memories. Due to the predicted larger change in conductance as a function of injection voltage, such barriers are expected to enable nanosecond programming and erase times with archival data retention times. We have utilized internal photoemission (IPE) spectroscopy to study barrier height lowering of Al\textsubscript{2}O\textsubscript{3}/HfO\textsubscript{2}/SiO\textsubscript{2}/Si layered tunnel barrier structures over a wide range of applied biases. 15 nm layers of Al\textsubscript{2}O\textsubscript{3} and HfO\textsubscript{2} were grown on n-Si substrates by atomic layer deposition. The IPE results are analyzed using a simple electrostatic model to yield effective barrier heights and overall band alignments across the entire voltage range. Using this technique we demonstrate substantial barrier lowering (\sim 0.75 eV) for Si-compatible dielectric heterostructures, and we discuss the application of these barriers to improved speed and reliability of floating gate nonvolatile memory devices.

\textsuperscript{1}current address: Unity Semiconductor

Douglas Bell
Jet Propulsion Laboratory

Date submitted: 27 Nov 2004

Electronic form version 1.4