

Abstract Submitted  
for the MAR07 Meeting of  
The American Physical Society

**Nanowire Non-volatile Memory with Silicon Nitride Charge Trapping Layer** QILIANG LI<sup>1</sup>, XIAOXIAO ZHU, D.E. IOANNOU<sup>2</sup>, J.S. SUEHLE, C.A. RICHTER, NIST — We present the fabrication and characterization of Si nanowire field effect transistors with silicon nitride as a charge trapping layer for non-volatile memory application. The Si nanowires were grown by chemical vapor deposition on defined location on a 60 nm Si nitride which was deposited on a 20 nm thermal grown oxide (blocking oxide). The source/drain electrodes were formed by using photolithographic alignment and metal lift-off processes. The nanowires were then covered with sputtering oxide at room temperature to be isolated from the external environment. We have observed a large threshold voltage shift window (8 V) at 10 V write/erase voltage and non-volatile on/off current states, which is attributed to the small radius ( $\sim 10$  nm) and intrinsic doping of the Si nanowire. The dynamics of the nanowire/nitride charge exchange, and its effect on threshold voltage and memory retention have been studied.

<sup>1</sup>Semiconductor Electronics Division, National Institute of Standards and Technology (NIST), Gaithersburg, MD 20899, USA

<sup>2</sup>Dept. of Electrical and Computer Engineering, George Mason University, Fairfax, VA 22030

Qiliang Li

Date submitted: 22 Nov 2006

Electronic form version 1.4