

Abstract Submitted  
for the MAR07 Meeting of  
The American Physical Society

**Atomistic pseudopotential simulation of nanometer sized CMOS devices**<sup>1</sup> LIN-WANG WANG, Lawrence Berkeley National Laboratory, JUN-WEI LUO, SHU-SHEN LI, JIAN-BAI XIA, Institute of Semiconductors, Chinese Academy of Sciences — When the size of a CMOS is shrunk to 10-20 nm, quantum mechanical effects such as individual quantum levels, quantum tunneling, and single impurity fluctuations exhibit themselves. We have developed a method to calculate the electronic structures and I-V curves of million atom CMOS devices using atomistic pseudopotential method. The electronic structure is described by the empirical pseudopotential. The Hamiltonian is solved using the linear combination of bulk band (LCBB) [1] method in which the electron wavefunction is expanded by a set of bulk Bloch functions. Approximated formulas are developed to describe the carrier occupation and the electron current in a source-drain biased nonequilibrium system. The electrostatic potential is calculated self-consistently by solving the Poisson equation with a given boundary condition and the occupied carrier density. We will present the differences between the quantum mechanical results and the traditional semiclassical results in carrier charge density, electron current, turn-on gate potential and short channel effects. [1] L.W. Wang, A. Zunger, Phys. Rev. B 59, 15806 (1999).

<sup>1</sup>Supported by U.S. Department of Energy, BES/SC.

Lin-Wang Wang  
Lawrence Berkeley National Laboratory

Date submitted: 20 Nov 2006

Electronic form version 1.4