Intrinsic and Extrinsic performance limits of graphene device on SiO$_2$\(^1\). JIANHAO CHEN, CHAUN JANG, SHUDONG XIAO, MASA ISHIGAMI, MICHAEL FUHRER, Mater. Res. Sci. and Eng. Ctr., Ctr. for Nanophys. and Adv. Mater., and Dept. of Phys., Univ. of MD, College Park, MD 20742 — We have measured the temperature-dependent resistivity of clean graphene devices on SiO$_2$ from 16K to 485K in ultra high vacuum[1]. Longitudinal acoustic phonons, intrinsic to graphene, give rise to the measured resistivity linearly dependent on temperature from 16 to $\sim200$K. Above 200 K, a sharp upturn in resistivity is observed due to remote interfacial phonon (RIP) scattering by the polar optical phonons of the SiO$_2$ substrate. Combining the contributions from intrinsic and extrinsic phonons, we are able to explain the complete temperature and carrier density dependence of the graphene resistivity on SiO$_2$. For a technologically relevant carrier density of $n = 10^{12}$ cm$^{-2}$ at room temperature, the intrinsic phonon scattering will only limit the mobility to $\sim2\times10^5$ cm$^2$/Vs, while the extrinsic RIP scattering from SiO$_2$ will limit the mobility to $\sim4\times10^4$cm$^2$/Vs. [1] J. H. Chen, et al., http://arxiv.org/abs/0711.3646

\(^1\)Supported by the U.S. Office of Naval Research grant no. N000140610882 (CJ, SX, MSF), NSF grant no. CCF-06-34321 (MSF), NSF-UMD-MRSEC grant no. DMR 05-20471 (JHC), and the IC Postdoctoral Research Fellowship Program (MI).