

Abstract Submitted  
for the MAR09 Meeting of  
The American Physical Society

**CMOS-analogous wafer-scale nanotube-on-insulator approach for submicron devices and integrated circuits using aligned nanotubes**  
KOUNGMIN RYU, ALEXANDER BADMAEV, CHUAN WANG, CHONGWU ZHOU, University of Southern California — Massive aligned carbon nanotubes hold great potential but also face significant integration / assembly challenge for future beyond-silicon nanoelectronics. We report our recent advance on full wafer-scale processing of massively aligned carbon nanotube arrays for high performance sub-micron channel transistors and integrated nanotube circuits, including the following essential components. 1) The massively highly aligned nanotubes were successfully grown on 4 inch quartz and sapphire wafers via meticulous temperature control, and then transferred onto Si/SiO<sub>2</sub> wafers using our facile transfer printing method. 2) Wafer-scale device fabrication was performed on 4 inch Si/SiO<sub>2</sub> wafer to yield sub-micron channel transistors and circuits with high on-current density  $\sim 20 \mu\text{A}/\mu\text{m}$  and good on/off ratio. 3) Chemical doping methods were successfully demonstrated to get CMOS inverters with a gain  $\sim 5$ . 4) Defect-tolerant circuit design for NAND and NOR was proposed and demonstrated to guarantee the correct operation of logic circuit, regardless of the presence of mis-aligned or mis-positioned nanotubes.

Koungmin Ryu

Date submitted: 31 Dec 2008

Electronic form version 1.4