Ferroelectric gating of CVD graphene devices

GUANGXIN NI, YI ZHENG, National University of Singapore, KUI YAO, Institute of Material Research and Engineering (IMRE), BARBAROS ÖZYILMAZ, National University of Singapore, DEPARTMENT OF PHYSICS, NATIONAL UNIVERSITY OF SINGAPORE, 2 SCIENCE DRIVE 3, SINGAPORE 117542 TEAM, NANOCORE, NATIONAL UNIVERSITY OF SINGAPORE, 4 ENGINEERING DRIVE 3, SINGAPORE 117576 TEAM, INSTITUTE OF MATERIAL RESEARCH AND ENGINEERING (IMRE), 3 RESEARCH LINK, SINGAPORE 117602 COLLABORATION, NUS GRADUATE SCHOOL FOR INTEGRATIVE SCIENCES AND ENGINEERING, SINGAPORE 117597 TEAM — The recent availability of large area graphene has opened up new possibility in graphene research. We will first discuss experiments, where graphene on the ferroelectric substrate PZT allows the fabrication graphene field effect transistors (GFETs) and graphene memory within ±1 V operating voltage with maximum doping exceeding $10^{13}$ cm$^{-2}$. Ferroelectric substrates may also be of importance for large scale applications. Graphene’s exceptional optical and mechanical properties make it suitable also for transparent conductors (TCs). While chemical doping has been proven to be an efficient approach to achieving ultra-low sheet resistance, some challenges remain. Here we propose an alternative way to obtain low sheet resistance of graphene using ferroelectric gating.

$^1$Singapore National Research Foundation under NRF RF Award No. NRFRF2008-07 and by NUS NanoCore.

Guangxin Ni
National University of Singapore

Date submitted: 23 Dec 2010