Topological Properties of Combinational Logic Functions for Very Large Scale Integrated Circuits

ELIZABETH HITHEUE, University of Pennsylvania, KELSEY IRVIN, Washington University in St. Louis, MARY LANZEROTTI, Air Force Inst of Tech - WPAFB, GRAZIANO VERNIZZI, JOSEPH KUJAWSKI, ALLAN WEATHERWAX, Siena College — This talk presents topological properties of combinational logic functions implemented with basic logic gates. Combinational logic can be implemented in very large scale integrated circuits, including high-performance microprocessors. Prior work has produced an historically-equivalent (HE) interpretation of Mr. E. F. Rent’s 1960 memos for today’s complex circuitry, an application to modern microprocessors [1-5], and topological constraints for electronic circuits [6]. This talk will examine combinational logic blocks which may exhibit different connectivity and will evaluate their topological properties.


Mary Lanzerotti
Air Force Inst of Tech - WPAFB

Date submitted: 31 Oct 2013  Electronic form version 1.4