

Abstract Submitted
for the MAR15 Meeting of
The American Physical Society

Understanding Electroforming and Resistive Switching in Silicon Dioxide Resistive Memory Devices YAO-FENG CHANG, The University of Texas at Austin, BURT FOWLER, PrivaTran, LLC, FEI ZHOU, KWANG-SUB BYUN, JACK LEE, The University of Texas at Austin, THE UNIVERSITY OF TEXAS AT AUSTIN COLLABORATION, PRIVATRAN, LLC COLLABORATION — Electroforming and resistive switching in SiO₂ materials are investigated by anneal temperature, etch time and operating ambient. Thermal anneal in reducing ambient lowers electroforming voltage to small than 10 V. Conductive filaments form within 4 nm of sidewall surfaces in devices with an etched SiO₂ layer, whereas most filaments are large than 10 nm from the electrode edge. Switching unpassivated devices fails at 1 atm air and pure O₂/N₂, with recovery of vacuum switching at about 4.6 V after switching attempts in O₂/N₂ and at about 9.5 V after switching attempts in air. Incorporating a hermetic passivation layer enables switching in 1 atm air. Discussions of defect energetics and electrochemical reactions lead to a localized switching model describing device switching dynamics. Low-frequency noise data are consistent with charge transport through electron-trapping defects. Low-resistance-state current is modeled by hopping conduction at bias small than 1.5 V. A current overshoot phenomenon starting near 1.6 V is modeled as electron tunneling. Results demonstrate that SiO₂-based resistive memory (RM) devices provide a good experimental platform to study SiO₂ defects.

Yao-Feng Chang
The University of Texas at Austin

Date submitted: 14 Nov 2014

Electronic form version 1.4