

Abstract Submitted
for the MAR16 Meeting of
The American Physical Society

Extensible circuit QED processor architecture with vertical I/O¹

ALESSANDRO BRUNO, STEFANO POLETTI, QuTech and Kavli Institute of Nanoscience, Delft University of Technology, Delft, The Netherlands, NADIA HAIDER, QuTech, Delft University of Technology, and Netherlands Organisation for Applied Scientific Research (TNO), Delft, The Netherlands, LEONARDO DI-CARLO, QuTech and Kavli Institute of Nanoscience, Delft University of Technology, Delft, The Netherlands — Achieving quantum fault tolerance in an extensible architecture is an outstanding challenge across experimental quantum computing platforms today. Traditionally, circuit QED processors have millimeter dimensions and lateral coupling for all input/output (I/O) signals, precluding the increase in qubit numbers beyond ~ 10 . We present a scalable footprint for circuit QED processors with vertically coupled I/O. Our demonstration using centimeter scale chips can accommodate the ~ 50 qubits needed in next-generation processors targeting the experimental demonstration of quantum fault tolerance.

¹We acknowledge funding from FOM, NWO and the EU FP7 Project SCALEQIT

Alessandro Bruno
QuTech and Kavli Institute of Nanoscience, Delft University of Technology, Delft, The Netherlands

Date submitted: 06 Nov 2015

Electronic form version 1.4